module D16(
input LD,
input clk,
input [15:0] DATA_IN,
output reg [15:0] DATA_OUT
);

always@(posedge clk)
begin
	if(LD==1) DATA_OUT=DATA_IN;
	else DATA_OUT=DATA_OUT;

end

endmodule